



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/709,041

04/08/2004

Kiran V. Chatty

BUR920030188US1

3040

42221

7590

09/26/2008

CONNOLLY BOVE LODGE & HUTZ LLP
(IBM MICROELECTRONICS DIVISION)

P O BOX 2207

WILMINGTON, DE 19899-2207

EXAMINER

WARREN, MATTHEW E

ART UNIT

PAPER NUMBER

2815

MAIL DATE

DELIVERY MODE

09/26/2008

PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary	Application No. 10/709,041	Applicant(s) CHATTY ET AL.	
	Examiner MATTHEW E. WARREN	Art Unit 2815	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 10 July 2008.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1 and 3-18 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1 and 3-18 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____ |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

This Office Action is in response to the RCE and Amendment filed on July 10, 2008.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 1, 3-18 are rejected under 35 U.S.C. 103(a) as being unpatentable over the Applicant's Prior Art Figure 2B (APAF) in view of Ker et al. (US Pub. 2002/0122280 A1) and Amano et al. (US 6,194,776).

In re claims 1 and 7, the APAF 2B shows and discloses [0024-0025] an ESD NMOSFET and the method of decreasing the trigger voltage of the ESD NMOSFET comprising : a substrate having first (31), second (37) and third wells (38) formed in said substrate, and separated by shallow trench isolation regions (33 and 34) generally separating the bottom of said first well from said substrate with a conductive band (40); a source (25) and drain (26) region in said first well forming an FET, said drain being connected to an I/O pad (11) for protecting said pad against an ESD event; and a path of substrate material to increase the substrate resistance in the path of the current which flows through said I/O pad to a substrate contact (30) and drain (26) during an ESD event. The second and third wells are completely isolated from the drain and

Art Unit: 2815

source (by shallow isolation regions (33 and 34)). The APAF shows all of the elements of the claims except the segmented conductive band, the path of substrate material extending through an opening in the conductive band region, and electrically connecting the second well to the substrate. Ker et al. shows (fig. 5) an ESD protection device having first (60), second (40), and third (42) wells formed in a substrate. The first and third wells are connected along a bottom with a conductive band region (3201 and 3202). The conductive band region is segmented and has an opening through which a path of the substrate material extends through it so that the second well (40) is connected to the substrate. A path of substrate material extends through a single opening in said segmented conductive band configured to increase substrate resistance [0047] by creating a single extended path for current which flows through said I/O pad to substrate contacts. In re claim 7, the resistive path that extends through the single opening in the segmented conductive band would also minimize the trigger voltage of the ESD NMOSFET due to the length of said resistive path between the substrate contacts and said I/O pad. The substrate contact (36) is located outside the first and third wells. With this configuration, the p-well is partially connected to the substrate, the resistance is increased in that region, and the device is turned on more quickly [0047]. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the conductive band region of the APAF by forming an opening in the conductive band as taught by Ker to increase the resistance in the path between the p-well and the common substrate, which would ultimately increase the trigger speed of the device.

The APAF and Ker show all of the elements of the claims except the substrate contact being located outside the first, second, and third wells and directly connected to the substrate. Amano et al. shows (fig. 1) a MOSFET formed in a triple well structure in which the substrate contact (4) is formed outside the first, second, and third wells (1W, 2, 1W) and directly connected to the substrate. The first and third wells (1W left and right) are completely isolated from the drain source and substrate contact (by isolation region 14b). With this configuration potential is uniformly supplied from the substrate to the well region without forming the contact in the well region. By forming the contact outside the well region, the size of the device can be reduced while satisfying the original operating effects of the triple well structure (col. 9, lines 27-50). Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the contact structure of the APAF and Ker by forming the substrate contact outside the well structure as taught by Amano to reduce the size of the device while maintaining the original triple well effects.

In re the limitations of the path being configured to increase the resistance, it has been held that the recitation that an element is "adapted to" perform a function is not a positive limitation but only requires the ability to so perform. It does not constitute a limitation in any patentable sense. In re Hutchison, 69 USPQ 138.

In re claim 3, the APAF 2B shows that said first and third wells are N-wells and said conductive band region comprises a semiconductor region which is N doped.

In re claim 4, Ker shows (fig. 5) that said conductive band region is segmented forming the resistive path to said substrate.

In re claim 5, the APAF 2B shows that said FET has a gate (27) connection and source (25) connected to said substrate contact (30).

In re claim 6, the combined references inherently show that said drain is connected through a matching impedance to said I/O pad to provide a signal from a circuit on said substrate to said I/O pad because the structure and materials are the same as the instant invention.

In re claim 8, Ker et al. shows (fig. 5 B) that said resistive path is an opening in said well to form a connection between said NMOSFET and said substrate contact.

In re claim 9, Ker et al. shows (fig. 5) said well being a P-well with an N-band of N doped semiconductor material which separates said P-well from said substrate, and which includes an opening forming said resistive path.

In re claim 10, the APAF 2B discloses that said ESD NMOSFET further comprises connecting a gate connection and a source of said NMOSFET contact to said substrate.

In re claim 11, the APAF 2B shows that a second and third well of said triple well structure are N-wells, and one of said N-wells is connected to a voltage (Vdd).

In re claim 12, the APAF 2B discloses that the method of connecting a gate of said NMOSFET to said substrate contact.

In re claim 17, the APAF 2B shows the silicide block regions (23) over the source and drain.

In re claim 13, the APAF 2B shows an ESD NMOSFET comprising: a substrate having first (31), second (37) and third wells (38) formed in said substrate, said first well comprising a P-well (31), said first well separated from said substrate along a bottom thereof with a conductive band region (40); a substrate contact (30); a source (25) and drain (26) region in said first well forming a FET, said drain being connected to an I/O pad (11) for protecting said pad against an ESD event; said drain and source are isolated from second and third N-Wells by shallow trench structures; and a resistive path (29) extending through the P-well which decreases the trigger voltage for the FET. The first and third wells are completely isolated from the drain and source of the MOSFET (by the isolation regions 33 and 34). The APAF shows all of the elements of the claims except the substrate contact outside of the first, second and third wells, and the resistive path extending through an opening in the segmented conductive band region. Ker et al. shows (fig. 5) an ESD protection device having first (60), second (42), and third (40) wells formed in a substrate. The first and third wells are connected along a bottom with a conductive band region (3201 and 3202) and separate the first P-well from the substrate. The conductive band region has an opening through which a path of the substrate material extends through it. A resistive path extends through a single opening in said segmented conductive band region to the substrate contacts. Therefore, the resistive path minimizes the trigger voltage for the FET [0047]. A substrate contact (p+ region connected to P-well 36) is formed outside of the first, second, and third wells. With this configuration, the p-well is partially connected to the substrate, the resistance is increased in that region, and the device is turned on more

quickly [0047]. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the conductive band region of the APAF by forming an opening in the conductive band as taught by Ker to increase the resistance in the path between the p-well and the common substrate, which would ultimately increase the trigger speed of the device.

The APAF and Ker show all of the elements of the claims except the substrate contact being located outside the first, second, and third wells and directly connected to the substrate. Amano et al. shows (fig. 1) a MOSFET formed in a triple well structure in which the substrate contact (4) is formed outside the first, second, and third wells (1W, 2, 1W) and directly connected to the substrate. The first and third wells (1W left and right) are completely isolated from the drain source and substrate contact (by isolation region 14b). With this configuration potential is uniformly supplied from the substrate to the well region without forming the contact in the well region. By forming the contact outside the well region, the size of the device can be reduced while satisfying the original operating effects of the triple well structure (col. 9, lines 27-50). Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the contact structure of the APAF and Ker by forming the substrate contact outside the well structure as taught by Amano to reduce the size of the device while maintaining the original triple well effects.

In re claim 14, the APAF 2B shows that said FET source (25) and gate (27) are connected to the substrate contact (30).

In re claim 15, the APAF 2B shows that said source (25) is connected to said substrate contact (30).

In re claims 16 and 18, the APAF 2B shows the silicide block regions (23) over the source and drain.

Response to Arguments

Applicant's arguments filed with respect to the rejections of claims above have been fully considered but they are not persuasive. The applicant primarily asserts that the prior art references do not show all of the elements of the claim, specifically that Ker does not cure the deficiencies of the APAF by disclosing a single opening in the segmented conductive band to provide to increase substrate resistance, or minimize the trigger voltage of the FET. The examiner believes that Ker properly cures the deficiencies of the APAF. As stated in the rejection above, the APAF only fails to disclose that the substrate contact is located outside the first, second, and third wells and that the resistive path is provided from the well of the triple well to the substrate through the segmented conductive band. The applicant's argues that the references do not show the single opening in a segmented conductive band because Ker's segmented conductive band has a plurality of openings. As stated in the rejection above, the Ker publication (US Pub. 2002/0122280 A1) shows (fig. 5) that the segmented conductive bands (3201 and 3202) only has one opening. When combined with the APAF, the resulting device would inherently perform the same functions as the device of the applicant's claimed invention. Even if that were not the case, Ker already discloses that

Art Unit: 2815

[0047] the path through such an opening increases the substrate resistance and reduces the trigger voltage (since the ESD turns on quicker). For these reasons, the rejection is still proper and this action is made final.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to MATTHEW E. WARREN whose telephone number is (571)272-1737. The examiner can normally be reached on Mon-Thur and alternating Fri 9:00-5:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kenneth Parker can be reached on (571) 272-2298. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Matthew E Warren/
Primary Examiner, Art Unit 2815

September 24, 2008